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Abstract— We have designed and tested a parallel 8-bit ERSFQ 
arithmetic logic unit (ALU). The ALU design employs wave-
pipelined instruction execution and features modular bit-slice ar-
chitecture that is easily extendable to any number of bits and 
adaptable to current recycling. A carry signal synchronized with 
an asynchronous instruction propagation provides the wave-
pipeline operation of the ALU. The ALU instruction set consists of 
14 arithmetical and logical instructions. It has been designed and 
simulated for operation up to a 10 GHz clock rate at the 10-kA/cm2 
fabrication process.  The ALU is embedded into a shift-register-
based high-frequency testbed with on-chip clock generator to allow 
for comprehensive high frequency testing for all possible operands. 
The 8-bit ERSFQ ALU, comprising 6840 Josephson junctions, has 
been fabricated with MIT Lincoln Lab’s 10-kA/cm2 SFQ5ee fabri-
cation process featuring eight Nb wiring layers and a high-kinetic 
inductance layer needed for ERSFQ technology. We evaluated the 
bias margins for all instructions and various operands at both low 
and high frequency clock.  At low frequency, clock and all instruc-
tion propagation through ALU were observed with bias margins of 
+/-11% and +/-9%, respectively.  Also at low speed, the ALU ex-
hibited correct functionality for all arithmetical and logical instruc-
tions with +/-6% bias margins. We tested the 8-bit ALU for all in-
structions up to 2.8 GHz clock frequency.  
 
 
Index Terms—energy-efficient computation, superconducting, 
digital processing, SFQ, ERSFQ.  
I. INTRODUCTION 
UPERCONDUCTING digital technology is progressing from 
venerable Rapid Single Flux Quantum (RSFQ) [1], [2] to 
energy-efficient SFQ [3]-[7] and adiabatic logics [8], [9].  
These RSFQ successors are now considered to be a basis for 
the next-generation low-power circuit technology needed for 
future high energy-efficient data centers, supercomputers [10]-
[12], and embedded classical control modules for quantum 
computers [13]. One of the most promising and practical ener-
gy efficient SFQ logic is ERSFQ, which retains all advantages 
of RSFQ including the well-developed circuit libraries 
[3], [14], [15].  ERSFQ logic is one of two integrated circuit 
technologies chosen for the implementation of superconduct-
ing processors in C3 project [16]. 
The Arithmetic Logic Unit (ALU) is a key processing mod-
ule of the central processing unit (CPU) of a computer. Since 
the ALU is the most actively switching CPU module, it largely 
defines the performance and drives the architectural choices of 
the entire processing unit. 
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To date, the reported superconductor ALU designs were 
implemented using RSFQ logic following bit-serial, bit-slice, 
and parallel architectures. 
The bit-serial designs have the lowest complexity; however, 
their latencies increase linearly with the operand lengths, hard-
ly making them competitive for implementation in 32-/64-bit 
processors [17], [18].  Bit-serial ALUs were used in 8-bit 
RSFQ microprocessors [19]-[24], in which an 8 times faster 
internal clock is still feasible.  As an example, an 80 GHz bit-
serial ALU was reported in [25].  
In order to alleviate the high-clock requirements and long 
latencies of bit-serial design while keeping moderate hardware 
complexity, a bit-slice ALU architecture was implemented 
[26], [27].  Typically in such designs, 4-bit parallel slices were 
run serially, reducing the internal clock requirements, but the 
delay induced by carry signal rotation limits the overall ALU 
clock frequency. 
Parallel ALUs are capable of delivering a competitive per-
formance for 32-/64-bit processors.  Parallel architecture im-
plemented in RSFQ enables a very high throughput, however 
the latency still can be large due to deep execution pipelines. 
In order to reduce latency, an asynchronous wave-pipeline 
timing was proposed. In such a timing scheme, an operation 
can start immediately when two independent operands arrive. 
No clock pulse is needed to move to the next stage. A clock 
pulse follows the data to reset cells for the next data wave. Us-
ing such a design approach, a 20 GHz 8-bit parallel ALU was 
demonstrated based on a Kogge-Stone parallel adder amended 
with a rich set of instructions [28], [29].  However, the circuit 
hardware complexity was significant with large circuit area, 
making it impractical for integration within a microprocessor.  
In attempt to simplify the hardware, a parallel-prefix sparse-
tree ALU was reported [30].  To date, the implemented paral-
lel ALUs are not practical for the construction of a compact 
high-performance microprocessor. 
In this paper, we report the first implementation of a parallel 
ERSFQ 8-bit ALU.  In order to reduce complexity and enable 
highly compact integrated circuit design, a hardware-efficient 
ripple carry architecture was employed. This design was com-
bined with the asynchronous wave-pipelined timing architec-
ture. This allowed us to preserve high throughput and prevent 
the latency increase that is typical in straightforward ripple 
carry designs. 
 
 
II. DESIGN 
A. Architecture 
The goal of our project was to demonstrate a fully function-
al ERSFQ parallel 8-bit CPU placed on a single 5x5-mm chip 
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fabricated in MIT Lincoln Lab SFQ5ee process [31].  There-
fore, the chosen architecture needed to be very compact.  The 
most compact parallel ALU architecture is based on a simple 
ripple-carry adder.  RSFQ is a sequential logic family, so in 
order to achieve high throughput (i.e., clock speed) we have 
employed the wave pipeline architecture [32], [33]. 
The ERSFQ ripple-carry wave-pipelined adder has been de-
scribed and demonstrated in [14].  It comprises two rows of 
half adders with asynchronous carry propagation.  The first 
row of half adders performs XOR and AND operations on the 
operands, then the second row produces SUM and CARRY.  
In order to make a simple ALU out of such an adder, we sepa-
rated these half adder rows with reconfigurable 2x2 switches 
(Fig. 1a).  Depending on the switch configuration (Fig. 1b), 
the result of this simple ALU can be OR, AND, XOR, or 
ADD.  The wave pipeline ensures synchronization of the 
CARRY propagation along the upper half adders with the 3-
bit instruction code propagation along the instruction switches 
(Fig. 1).  We have slowed down horizontal clock signal prop-
agation so the clock is following data, forming a wave.  As a 
result, as soon as the first bit slice has calculated the carry the 
next instruction can be sent for execution, producing an asyn-
chronous (wave) pipeline.  
In order to expand the instruction set (Table I), we have 
added XOR gates at the input to serve as controllable invert-
ers.  Together with unoccupied input of the LSB second row 
half adder (“+1” in Fig. 1a), the inversion of the input oper-
ands allows such operations as subtraction and comparison, in 
addition to inversion itself and many logical combinations. 
Three slices of the ALU (1842 Josephson junctions) were 
successfully simulated at physical level and optimized with 
newly available superconductor circuit simulator PSCAN2 
[34]. 
B. Instruction switch 
The instruction decoding switch is the circuit that turns a 
ripple-carry parallel adder into an ALU (Fig. 1a).  Its func-
tionality is to commutate SUM and CARRY outputs from the 
first row of half adders to the second row of half adders. There 
are five useful configuration states of the switch: ZERO, 
AND, XOR, OR, and ADD (Fig. 1b).  Thus, one instruction 
takes three control lines.  With two argument inversions and 
one “carry in” (“+1”) control line, there are in total 6 instruc-
tion control lines in the ALU (Table I). 
TABLE I 
ALU INSTRUCTION SET 
 
  +1 XOR AND CARRY Inv. A Inv. B 
Zero 0 0 0 0 0 0 
XOR 0 1 0 0 0 0 
NXOR 0 1 0 0 1 0 
AND 0 0 1 0 0 0 
NAND 0 1 1 0 1 1 
OR 0 1 1 0 0 0 
NOR 0 0 1 0 1 1 
A+B 0 1 0 1 0 0 
A-B 1 1 0 1 0 1 
B-A 1 1 0 1 1 0 
NOT (A) 0 1 0 0 1 0 
NOT (B) 0 1 0 0 0 1 
A=B 1 1 0 0 0 1 
Inc A 1 1 0 0 0 0 
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Fig. 3.  Schematics of the dual-port RS flip-flop cell (a) and its symbolic 
notation (b). 
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Fig. 1.  A fragment of the ALU block diagram (a) and the instruction switch 
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The instruction switch (Fig. 2a) comprises two dual-port RS 
flip-flops [35], [36] (Fig. 2b); one is for commutating the 
XOR input signal and the other is for commutating the AND 
input signal.  The schematics of the RS2 cell is shown in 
Fig. 3.  Every clock cycle a clock signal clears both RS2 cells, 
arriving at their respective “Reset” ports.  Depending on 
which port the destructive readout signal arrives, the input 
signal emits from either the Out1 or Out2 output ports. 
The instruction is propagated between ALU slices over pas-
sive transmission lines (PTLs) in sync with a wave-pipeline 
signal by means of D flip-flop latches.  The wave pipeline 
synchronization is provided by Muller’s C-element, which 
synchronizes horizontal and vertical clock signal propagation. 
 
C. ALU Integrated with High Frequency Test-Bed 
The built-in high-frequency test bed is a natural feature of 
sequential logic.  Because of its internal memory, RSFQ has 
natural capacity for scan-chains and buffers.  Therefore testing 
a complex parallel RSFQ circuit at high speed is a relatively 
easy task when employing an on-chip testbed [37], [38]. 
Fig. 4 shows a block diagram of the high-frequency test bed 
used for testing the ALU.  The 8-bit ALU operand consists of 
two 8-bit arguments (a0-a7 and b0-b7) and a 6-bit instruction 
(i0-i5), making the input register 22-bits long.  Here we used a 
three-word-deep buffer, meaning we can test at high speed up 
to three operands sequentially.  The input register buffer con-
sists of a 3x22 matrix of dual-port D flip-flops (D2) [35] con-
nected in series horizontally via one port and vertically via the 
second port.  This comprises a scan chain that can serially load 
(at low speed) three 22-bit input operands and upload them in 
parallel (at high speed) into the circuit under test (the ALU).   
The high-speed clock is generated by a clock generator.  Af-
ter the input operands are loaded, at the trigger signal the HF 
clock counter [36] generates exactly four SFQ pulses. These 
pulses are being synchronized with an external HF generator, 
allowing the varying of the clock frequency.  During these 
four clocks cycles, three consecutive operands get executed 
and the result gets stored at the output buffer.  The results can 
thus be read out from the output buffer at low speed and ana-
lyzed.  This approach allows for the exhaustive testing of ALU 
exceeding the room temperature interface limit speed and also 
without exploitation of very expensive high-frequency equip-
ment. 
D. Layout 
The ALU integrated into the high-speed testbed was de-
signed for and fabricated in MIT-LL SFQ5ee 10-kA/cm2 fab-
rication process [31] featuring eight Nb wiring layers and a 
high kinetic inductance layer (HKIL).  The HKIL allows the 
placement of large ERSFQ bias inductors under the circuit ar-
ea, substantially reducing physical size of ERSFQ circuits. 
Fig. 5 shows a micrograph of the 8-bit ERSFQ ALU placed 
in the high-speed testbed on a 5 x 5-mm2 chip, with ALU and 
components of the test bed marked. The whole circuit com-
prises 6840 Josephson junctions, including ERSFQ bias JJs 
(1008) and the testbed (920).  The 8-bit ALU occupies an area 
of 1.6 x 0.5 mm2.  The ALU is designed with slice pitch of 
200 m, matching the pitch of the designed Register File of 
the CPU. The whole ALU has a single common bias current 
line. 
We have simulated and optimized three ALU bit-slices us-
ing new PSCAN2 simulator [34].  We have also performed 
LVS verification/extraction with Cadence, followed by the 
circuit simulation (back annotation) with Cadence Spectre for 
verification of the ALU functionality with the extracted circuit 
parameters.  This close-to-physical-layout simulation is taking 
into account the whole periphery, such as the extracted 
ERSFQ biasing network and the chip wiring.   
III. EXPERIMENTAL RESULTS  
A.  Prescreening Tests 
The experimental evaluation of a chip of such complexity 
takes a few steps including prescreening.  Because the yield of 
our fabrication process has not reached the industrial standard 
 
Fig. 4.  Block-diagram of the testbed for high-speed testing of the 8-bit ALU.  
 
Fig. 5.  Micrograph of the ALU with high frequency testbed. The inset shows
the whole 5 x 5 mm2 chip (zoom out). 
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yet, we had to come up with some prescreening procedure in 
order to quickly discard a defective chip from a poorly yielded 
wafer.  The most critical and prone-to-defect object in the 
9-layer process [31] is a via connecting all metal layers.  In 
our (ERSFQ) case, this is a via between the HKIL (on the bot-
tom of the stack) and one of the wiring layers connecting to a 
bias Josephson junction (so-called bias inductor).  By simply 
measuring the critical current of the ERSFQ bias line, we 
could detect disconnected bias inductors and discard such 
chips.  Even a single defective bias inductor out of thousands 
would lead to functionality failure, although sometimes the 
circuit would still work with smaller than expected operational 
margins.  So if the critical current of the ALU bias line was 
significantly less than the designed value, that chip would not 
function properly and was discarded.   
After analog prescreening is done, we start the digital test-
ing. On the first run we observe clock propagation along the 
ALU by three clock monitors specifically designed for diag-
nostics purpose. The clock monitors were placed at the en-
trance to the ALU (clk_mon in Fig. 6), at the exit from the last 
ALU slice (clk_out1), and at the exit from the wave-pipeline 
synchronization chain (clk_out2).  The last clock monitor 
shows whether the whole wave-pipeline synchronization 
works properly.  The presence of this signal indicates that the 
clock has successfully passed through the chain of eight Mul-
ler C-elements and passive transmission lines (PTLs). 
After the chip passes the clock chain prescreening proce-
dure, we start the actual digital testing by verifying instruction 
propagation through the ALU (Fig. 7). This test indicates not 
only that all ALU instruction switches are operational, but also 
that the testbed is functioning properly.  An instruction is 
loaded as the first 6 bits of a 22-bit operand.  Three consecu-
tive operands are loaded via ports d0-d2 in Fig. 6.  Five 
(“invB”, “invA”, “XOR”, “AND”, and “CARRY”) out of six 
instruction control lines can be directly monitored at the ALU 
outputs marked in Fig. 6.  The instruction control line (“+1”) 
can be monitored via LSB output (“O0”). 
Fig. 7 shows the correct behavior of all 6 instruction control 
lines.  This test can be performed at low speed only, as none of 
the monitors are buffered except “+1”.  The monitor of “+1” 
(carry in) instruction control line is an output of the first slice 
(LSB) and is buffered, so it is shifted by two clock cycles rela-
tively to the other five monitors. 
B. Functionality and High-Speed Test 
Once the chip has successfully passed the prescreening pro-
cess, we start exhaustive evaluation of the ALU at low and 
high speed and measure its bias operating margins. 
Fig. 8 shows a block diagram of the high-speed on-chip test 
approach [37] we used.  Here we used the OCTOPUX test 
system [39] for biasing the ALU and the on-chip testbed, 
providing control and input signals, and monitoring the out-
puts.  The low-speed and the high-speed tests look almost 
identical, with the exception of the high-frequency clock trig-
ger signal that is applied in the high-speed test mode. 
In order to run the operation execution, first the input buffer 
has to be loaded with three 22-bit operands (Fig. 4).  Then we 
apply low-speed ALU clock signal to get three consecutive 8-
bit results at the parallel output. 
In high-speed mode, before applying the clock, a “HF trig-
ger” signal (Fig. 8) is sent to the on-chip clock counter [37], 
producing four SFQ pulses at an extremely high speed defined 
by the delay in a single merger.  These pulses go to the syn-
chronization block comprising a set of latches clocked by the 
external HF generator.  Thus, for every initial signal, the on-
chip clock generator produces four clock pulses at the exter-
nally given frequency. 
One clock pulse is required for the ALU to run a wave-
Fig. 7.  Correct propagation of all instructions through ALU with bias margins
of ± 9.6%. The red traces indicate input signals applied and expected outputs.
The blue traces are the instruction monitor’s outputs being observed with the
toggle-type SFQ/dc converters (Fig. 6). 
  
Fig. 6.  The ALU in HF testbed on a 5-mm chip with marked inputs/outputs. 
 
 
Fig. 8.  Block diagram of high-speed test of the ALU. 
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pipelined operation and three pulses are for writing the results 
to a 3x8-bit output buffer.  The next three clock pulses read 
the 8-bit results out. 
Although the on-chip buffer memory depth limits the num-
ber of operands that can be tested in each cycle, this high 
speed on-chip approach allows unambiguous verification of 
every operand execution between any two other operands. 
C. Test Results 
We successfully tested the ERSFQ 8-bit ALU embedded in 
the high frequency testbed for the instruction set listed in Ta-
ble I with various arguments at low speed.  The operational 
bias current margins were within ± 6.5 % (from Ilow = 413 mA 
to Ihigh = 470 mA).  Fig. 9 shows the correct ALU operation 
for ADD, AND, and XOR.  Fig. 9a shows two results of the in-
struction A+B: at A = 29, B = 141 and at A = 13, B = 72.  
Fig. 9b shows results for instructions AND and XOR on argu-
ments A = 63 and B = 240.  These are output patterns only.   
In order to illustrate the functionality of the testbed, we pre-
sent in Fig. 10 full test patterns with the same operands as in 
Fig. 9.  The HF clock signal (Fig. 8) was set to 2.8 GHz.  The 
top 4 traces are the operand loading input signals (d0-d2 and 
the serial clock).  The next (fifth) trace is the ALU clock, 
which performs execution of the operands and reads out the 
results.  The sixth trace, designated as CLK_TR, is the “HF 
trigger” signal.  This is where the low- and the high-speed pat-
terns differ.  The final 8 traces comprise the parallel outputs of 
the output buffer (actually measured and digitized). 
The dashed line in Fig. 10 divides the experiment into the 
low- and the high-speed mode with the same input operands. 
The high-speed test differs from the low-speed test by pres-
ence of “HF trigger” pulse (marked CLK_TR in Fig. 10).  
Naturally, with the same inputs for low- and high-speed tests, 
both halves in Fig. 10 show the same output (O0-O7).  The 
only other difference between the two halves of the picture is 
the phase shift by 4 clocks.  At low-speed clock, as we dis-
cussed above, the first result should appear on the fifth ALU 
clock signal.  While in high-speed mode, the first output oc-
curs on the first (5-4=1) low-speed clock pulse.  This is clearly 
seen in Fig. 10.   
IV. DISCUSSION 
Table II lists low frequency bias margins for clock and all in-
struction propagation through the ALU, as well as margins for 
the ALU’s correct functionality for all arithmetical and logical 
instructions. The last column in Table II shows the margins for 
the most energy-efficient operation [40] of the ALU, i.e. in ze-
ro static power dissipation mode.  
The reduced measured bias margins (both full and most en-
ergy-efficient) when compared to simulated ones can be un-
derstood by possible fabrication issues affecting bias current 
delivery via the HKIL. It is worth noting that if a particular 
HKIL bias inductor was defective causing bias delivery to the 
ERSFQ cell to fail, the ERSFQ circuit would still work with 
the required bias current redistributed from the adjacent cells 
under overbiased conditions. Strong experimental indications 
of such a behavior were observed, with chip-to-chip variation 
of IC of the ERSFQ bias network, and the shifting of bias mar-
gins above ERSFQ IC even for simple clock propagation.  
The same, we believe, goes for the explanation why did the 
ALU with the testbed operate at 2.8 GHz only, while it was 
designed to work at up to 10-GHz clock frequency. 
V. CONCLUSION 
We have designed and tested a wave-pipeline energy-
efficient parallel ALU based on ERSFQ logic.  
TABLE II 
EXPERIMENTALLY MEASURED ALU FUNCTIONAL BIAS MARGINS (LF) 
 
Test type 
Ilow  
(mA) 
Ihigh  
(mA) 
Full margins  
(+/- %) 
Margins under 
critical current a 
(+/- %) 
Clock propagation 398 502 11.6 3.9 
Instruction propagation 405 491 9.6 3.0 
Operations execution 413 470 6.5 2.0 
a The upper margin is the critical current of the whole bias network 
 
 
Fig. 9.  Correct low-speed operation of the ALU with bias margins of ± 6.5%
for operands (29+141) and (13+72) (a) and for (63 AND 240) and (63 XOR
240) (b). The pattern is with the output traces only. The top trace is a clock
signal. The rest are the outputs O0-O7 and the instruction monitors. 
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The compact ripple carry design enables us to fit the entire 
8 bit ALU with 14 instructions into a relatively small 1.6 x 0.5 
mm2 area with a 200-m slice pitch. Such a compact design is 
made possible by using ERSFQ functional cells with internal 
memory instead of synthesizing the design using elementary 
gates and latches.  For area-efficient signal distribution, we 
used a combination of passive transmission lines between 
ALU slices and JTLs for routing signals within individual 
slices.  This modular approach is also convenient for imple-
menting so-called “current recycling” scheme in ALU biasing. 
In order to preserve high throughput, we used wave pipe-
lined timing that allows the next operation to start immediately 
when two operands arrive.  This timing scheme also allows us 
to reduce ALU latency, since each data wave propagates asyn-
chronously throughout the entire ripple carry circuit without 
the need of clock. The clock wave is only used to reset 
ERSFQ cell before the next data wave.   
The ALU circuit comprises 6840 Josephson junctions and 
was fabricated using a 10-kA/cm2 MIT-LL SFQ5ee fabrication 
process with eight Nb wiring layers and HKIL. The 8-bit ALU 
was subsequently integrated into an 8-bit ERSFQ micropro-
cessor [41], which is placed on a 5 x 5 mm2 chip. 
Our ERSFQ 8-bit ALU operated successfully for all arith-
metical and logical instructions up to 2.8 GHz clock frequen-
cy. To facilitate unambiguous digital testing, the ALU circuit 
was embedded into a high-frequency testbed with on-chip SFQ 
clock generator. This approach allowed us to verify any possible 
operand combination at both low and high speed. We measured 
 
 
Fig. 10.  The full pattern with low-speed (left half) and high-speed 2.8 GHz (right half) test for operands (29 + 141), (13 + 72) (a) and (63 AND 240), (63
XOR 240) (b).   The top 6 traces are the input signals loading operands and applying clock.  The bottom 8 traces (O0-O7) are the output. 
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bias margins for all instructions and various operand combina-
tions at both low and high frequency clock. 
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